Skip to content

Commit

Permalink
mtd: spi-nor: Fix wrong TB selection of GD25Q256
Browse files Browse the repository at this point in the history
For GD25Q256, wrong SR bit for top/bottom selection is being used.
Fix it to use appropriate bit.

Signed-off-by: Jungseung Lee <js07.lee@samsung.com>
Signed-off-by: Tudor Ambarus <tudor.ambarus@microchip.com>
  • Loading branch information
Jungseung Lee authored and Tudor Ambarus committed Dec 23, 2019

Unverified

No user is associated with the committer email.
1 parent adf1092 commit d1f4acb
Showing 1 changed file with 2 additions and 1 deletion.
3 changes: 2 additions & 1 deletion drivers/mtd/spi-nor/spi-nor.c
Original file line number Diff line number Diff line change
@@ -2395,7 +2395,8 @@ static const struct flash_info spi_nor_ids[] = {
{
"gd25q256", INFO(0xc84019, 0, 64 * 1024, 512,
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
SPI_NOR_4B_OPCODES | SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB)
SPI_NOR_4B_OPCODES | SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB |
SPI_NOR_TB_SR_BIT6)
.fixups = &gd25q256_fixups,
},

0 comments on commit d1f4acb

Please sign in to comment.