-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
PCI: rcar: Add gen2 device tree support
Add device tree probing support to the 'pci-rcar-gen2' driver. [Sergei: numerous fixes/cleanups/additions] [bhelgaas: whitespace fix] Signed-off-by: Ben Dooks <ben.dooks@codethink.co.uk> Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Acked-by: Simon Horman <horms+renesas@verge.net.au> Acked-by: Arnd Bergmann <arnd@arndb.de>
- Loading branch information
Ben Dooks
authored and
Bjorn Helgaas
committed
May 28, 2014
1 parent
7869fc6
commit d47b62f
Showing
2 changed files
with
95 additions
and
2 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,66 @@ | ||
Renesas AHB to PCI bridge | ||
------------------------- | ||
|
||
This is the bridge used internally to connect the USB controllers to the | ||
AHB. There is one bridge instance per USB port connected to the internal | ||
OHCI and EHCI controllers. | ||
|
||
Required properties: | ||
- compatible: "renesas,pci-r8a7790" for the R8A7790 SoC; | ||
"renesas,pci-r8a7791" for the R8A7791 SoC. | ||
- reg: A list of physical regions to access the device: the first is | ||
the operational registers for the OHCI/EHCI controllers and the | ||
second is for the bridge configuration and control registers. | ||
- interrupts: interrupt for the device. | ||
- clocks: The reference to the device clock. | ||
- bus-range: The PCI bus number range; as this is a single bus, the range | ||
should be specified as the same value twice. | ||
- #address-cells: must be 3. | ||
- #size-cells: must be 2. | ||
- #interrupt-cells: must be 1. | ||
- interrupt-map: standard property used to define the mapping of the PCI | ||
interrupts to the GIC interrupts. | ||
- interrupt-map-mask: standard property that helps to define the interrupt | ||
mapping. | ||
|
||
Example SoC configuration: | ||
|
||
pci0: pci@ee090000 { | ||
compatible = "renesas,pci-r8a7790"; | ||
clocks = <&mstp7_clks R8A7790_CLK_EHCI>; | ||
reg = <0x0 0xee090000 0x0 0xc00>, | ||
<0x0 0xee080000 0x0 0x1100>; | ||
interrupts = <0 108 IRQ_TYPE_LEVEL_HIGH>; | ||
status = "disabled"; | ||
|
||
bus-range = <0 0>; | ||
#address-cells = <3>; | ||
#size-cells = <2>; | ||
#interrupt-cells = <1>; | ||
interrupt-map-mask = <0xff00 0 0 0x7>; | ||
interrupt-map = <0x0000 0 0 1 &gic 0 108 IRQ_TYPE_LEVEL_HIGH | ||
0x0800 0 0 1 &gic 0 108 IRQ_TYPE_LEVEL_HIGH | ||
0x1000 0 0 2 &gic 0 108 IRQ_TYPE_LEVEL_HIGH>; | ||
|
||
pci@0,1 { | ||
reg = <0x800 0 0 0 0>; | ||
device_type = "pci"; | ||
phys = <&usbphy 0 0>; | ||
phy-names = "usb"; | ||
}; | ||
|
||
pci@0,2 { | ||
reg = <0x1000 0 0 0 0>; | ||
device_type = "pci"; | ||
phys = <&usbphy 0 0>; | ||
phy-names = "usb"; | ||
}; | ||
}; | ||
|
||
Example board setup: | ||
|
||
&pci0 { | ||
status = "okay"; | ||
pinctrl-0 = <&usb0_pins>; | ||
pinctrl-names = "default"; | ||
}; |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters