Skip to content

Commit

Permalink
MIPS: perf: Add hardware perf events support for new Loongson-3
Browse files Browse the repository at this point in the history
New Loongson-3 means Loongson-3A R2 (Loongson-3A2000) and newer CPUs.
Loongson-3 processors have three types of PMU types (so there are three
event maps): Loongson-3A1000/Loonngson-3B1000/Loongson-3B1500 is Type-1,
Loongson-3A2000/Loongson-3A3000 is Type-2, Loongson-3A4000+ is Type-3.

Signed-off-by: Huacai Chen <chenhc@lemote.com>
Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
  • Loading branch information
Huacai Chen authored and Thomas Bogendoerfer committed Apr 30, 2020
1 parent 44220fd commit e9dfbaa
Show file tree
Hide file tree
Showing 2 changed files with 341 additions and 33 deletions.
Original file line number Diff line number Diff line change
Expand Up @@ -48,5 +48,6 @@
#define cpu_hwrena_impl_bits 0xc0000000
#define cpu_has_mac2008_only 1
#define cpu_has_mips_r2_exec_hazard 0
#define cpu_has_perf_cntr_intr_bit 0

#endif /* __ASM_MACH_LOONGSON64_CPU_FEATURE_OVERRIDES_H */
Loading

0 comments on commit e9dfbaa

Please sign in to comment.