Skip to content

Commit

Permalink
clk: ingenic: jz4725b: Add UDC PHY clock
Browse files Browse the repository at this point in the history
Add clock for the USB Device Controller PHY.

Signed-off-by: Paul Cercueil <paul@crapouillou.net>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
  • Loading branch information
Paul Cercueil authored and Stephen Boyd committed Apr 11, 2019
1 parent 93dc07f commit eaa9558
Showing 1 changed file with 6 additions and 0 deletions.
6 changes: 6 additions & 0 deletions drivers/clk/ingenic/jz4725b-cgu.c
Original file line number Diff line number Diff line change
Expand Up @@ -205,6 +205,12 @@ static const struct ingenic_cgu_clk_info jz4725b_cgu_clocks[] = {
.parents = { JZ4725B_CLK_EXT512, JZ4725B_CLK_OSC32K, -1, -1 },
.mux = { CGU_REG_OPCR, 2, 1},
},

[JZ4725B_CLK_UDC_PHY] = {
"udc_phy", CGU_CLK_GATE,
.parents = { JZ4725B_CLK_EXT, -1, -1, -1 },
.gate = { CGU_REG_OPCR, 6, true },
},
};

static void __init jz4725b_cgu_init(struct device_node *np)
Expand Down

0 comments on commit eaa9558

Please sign in to comment.