Skip to content

iommu-v4.15-rc1

tagged this 13 Nov 20:55
 * Enforce MSI multiple IRQ alignment in AMD IOMMU

 * VT-d PASID error handling fixes

 * Add r8a7795 IPMMU support

 * Manage runtime PM links on exynos at {add,remove}_device callbacks

 * Fix Mediatek driver name to avoid conflict

 * Add terminate support to qcom fault handler

 * 64-bit IOVA optimizations

 * Simplfy IOVA domain destruction, better use of rcache, and
   skip anchor nodes on copy

 * Convert to IOMMU TLB sync API in io-pgtable-arm{-v7s}

 * Drop command queue lock when waiting for CMD_SYNC completion on
   ARM SMMU implementations supporting MSI to cacheable memory

 * iomu-vmsa cleanup inspired by missed IOTLB sync callbacks

 * Fix sleeping lock with preemption disabled for RT

 * Dual MMU support for TI DRA7xx DSPs

 * Optional flush option on IOVA allocation avoiding overhead when
   caller can try other options
Assets 2
Loading