x86-pti-2020-01-28

and improvements:

 - Update the cached HLE state when the TSX state is changed via the new
   control register. This ensures feature bit consistency.

 - Exclude the new Zhaoxin CPUs from Spectre V2 and SWAPGS vulnerabilities.