Skip to content

Commit

Permalink
---
Browse files Browse the repository at this point in the history
yaml
---
r: 304103
b: refs/heads/master
c: f0e33f9
h: refs/heads/master
i:
  304101: 202d461
  304099: 72ac2aa
  304095: e111b60
v: v3
  • Loading branch information
Hiroshi DOYU authored and Greg Kroah-Hartman committed May 11, 2012
1 parent b324ed6 commit 2edde5c
Show file tree
Hide file tree
Showing 3 changed files with 8 additions and 4 deletions.
2 changes: 1 addition & 1 deletion [refs]
Original file line number Diff line number Diff line change
@@ -1,2 +1,2 @@
---
refs/heads/master: b37fd4154e758c7226fda663e2ea3a97c6e8c732
refs/heads/master: f0e33f9805625d60dc81f34740f16a6db67e8427
2 changes: 0 additions & 2 deletions trunk/arch/arm/mach-tegra/Kconfig
Original file line number Diff line number Diff line change
Expand Up @@ -20,8 +20,6 @@ config ARCH_TEGRA_2x_SOC
select PL310_ERRATA_727915 if CACHE_L2X0
select PL310_ERRATA_769419 if CACHE_L2X0
select CPU_FREQ_TABLE if CPU_FREQ
select MEMORY
select TEGRA20_MC
help
Support for NVIDIA Tegra AP20 and T20 processors, based on the
ARM CortexA9MP CPU and the ARM PL310 L2 cache controller
Expand Down
8 changes: 7 additions & 1 deletion trunk/drivers/memory/Kconfig
Original file line number Diff line number Diff line change
Expand Up @@ -21,8 +21,14 @@ config TI_EMIF
temperature changes

config TEGRA20_MC
bool
bool "Tegra20 Memory Controller(MC) driver"
default y
depends on ARCH_TEGRA_2x_SOC
help
This driver is for the Memory Controller(MC) module available
in Tegra20 SoCs, mainly for a address translation fault
analysis, especially for IOMMU/GART(Graphics Address
Relocation Table) module.

config TEGRA30_MC
bool
Expand Down

0 comments on commit 2edde5c

Please sign in to comment.