Skip to content

Commit

Permalink
---
Browse files Browse the repository at this point in the history
yaml
---
r: 127069
b: refs/heads/master
c: 94106e0
h: refs/heads/master
i:
  127067: d54f6c2
v: v3
  • Loading branch information
Mike Frysinger authored and Bryan Wu committed Jan 7, 2009
1 parent d13e765 commit 5cce186
Show file tree
Hide file tree
Showing 2 changed files with 2 additions and 2 deletions.
2 changes: 1 addition & 1 deletion [refs]
Original file line number Diff line number Diff line change
@@ -1,2 +1,2 @@
---
refs/heads/master: 1ea9925553caad6ea5068b4652596f149e0be9c3
refs/heads/master: 94106e0fb6b863348a566617ca6bf431c37ddc5e
2 changes: 1 addition & 1 deletion trunk/arch/blackfin/Kconfig
Original file line number Diff line number Diff line change
Expand Up @@ -866,7 +866,7 @@ endchoice

config BFIN_L2_CACHEABLE
bool "Cache L2 SRAM"
depends on (BFIN_DCACHE || BFIN_ICACHE) && (BF54x || BF561)
depends on (BFIN_DCACHE || BFIN_ICACHE) && (BF54x || (BF561 && !SMP))
default n
help
Select to make L2 SRAM cacheable in L1 data and instruction cache.
Expand Down

0 comments on commit 5cce186

Please sign in to comment.