Skip to content

Commit

Permalink
---
Browse files Browse the repository at this point in the history
yaml
---
r: 320051
b: refs/heads/master
c: 3f7c0a6
h: refs/heads/master
i:
  320049: 35cf7de
  320047: 9dd434e
v: v3
  • Loading branch information
Peter Senna Tschudin authored and Mauro Carvalho Chehab committed Jun 21, 2012
1 parent 7077c48 commit c28b9f2
Show file tree
Hide file tree
Showing 2 changed files with 1 addition and 21 deletions.
2 changes: 1 addition & 1 deletion [refs]
Original file line number Diff line number Diff line change
@@ -1,2 +1,2 @@
---
refs/heads/master: 59f6a93fae656409042c8a55e8b9088893c40378
refs/heads/master: 3f7c0a69ab1181a0f5e4ead5d4b270d404c6465c
20 changes: 0 additions & 20 deletions trunk/drivers/media/dvb/frontends/s5h1420.c
Original file line number Diff line number Diff line change
Expand Up @@ -634,7 +634,6 @@ static int s5h1420_set_frontend(struct dvb_frontend *fe)
struct s5h1420_state* state = fe->demodulator_priv;
int frequency_delta;
struct dvb_frontend_tune_settings fesettings;
uint8_t clock_setting;

dprintk("enter %s\n", __func__);

Expand Down Expand Up @@ -679,25 +678,6 @@ static int s5h1420_set_frontend(struct dvb_frontend *fe)
else
state->fclk = 44000000;

/* Clock */
switch (state->fclk) {
default:
case 88000000:
clock_setting = 80;
break;
case 86000000:
clock_setting = 78;
break;
case 80000000:
clock_setting = 72;
break;
case 59000000:
clock_setting = 51;
break;
case 44000000:
clock_setting = 36;
break;
}
dprintk("pll01: %d, ToneFreq: %d\n", state->fclk/1000000 - 8, (state->fclk + (TONE_FREQ * 32) - 1) / (TONE_FREQ * 32));
s5h1420_writereg(state, PLL01, state->fclk/1000000 - 8);
s5h1420_writereg(state, PLL02, 0x40);
Expand Down

0 comments on commit c28b9f2

Please sign in to comment.