-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Merge remote-tracking branches 'spi/topic/omap-uwire', 'spi/topic/oma…
…p100k', 'spi/topic/omap2', 'spi/topic/orion', 'spi/topic/pl022', 'spi/topic/qup', 'spi/topic/rspi' and 'spi/topic/s3c24xx' into spi-next
- Loading branch information
Showing
15 changed files
with
1,735 additions
and
528 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,85 @@ | ||
Qualcomm Universal Peripheral (QUP) Serial Peripheral Interface (SPI) | ||
|
||
The QUP core is an AHB slave that provides a common data path (an output FIFO | ||
and an input FIFO) for serial peripheral interface (SPI) mini-core. | ||
|
||
SPI in master mode supports up to 50MHz, up to four chip selects, programmable | ||
data path from 4 bits to 32 bits and numerous protocol variants. | ||
|
||
Required properties: | ||
- compatible: Should contain "qcom,spi-qup-v2.1.1" or "qcom,spi-qup-v2.2.1" | ||
- reg: Should contain base register location and length | ||
- interrupts: Interrupt number used by this controller | ||
|
||
- clocks: Should contain the core clock and the AHB clock. | ||
- clock-names: Should be "core" for the core clock and "iface" for the | ||
AHB clock. | ||
|
||
- #address-cells: Number of cells required to define a chip select | ||
address on the SPI bus. Should be set to 1. | ||
- #size-cells: Should be zero. | ||
|
||
Optional properties: | ||
- spi-max-frequency: Specifies maximum SPI clock frequency, | ||
Units - Hz. Definition as per | ||
Documentation/devicetree/bindings/spi/spi-bus.txt | ||
|
||
SPI slave nodes must be children of the SPI master node and can contain | ||
properties described in Documentation/devicetree/bindings/spi/spi-bus.txt | ||
|
||
Example: | ||
|
||
spi_8: spi@f9964000 { /* BLSP2 QUP2 */ | ||
|
||
compatible = "qcom,spi-qup-v2"; | ||
#address-cells = <1>; | ||
#size-cells = <0>; | ||
reg = <0xf9964000 0x1000>; | ||
interrupts = <0 102 0>; | ||
spi-max-frequency = <19200000>; | ||
|
||
clocks = <&gcc GCC_BLSP2_QUP2_SPI_APPS_CLK>, <&gcc GCC_BLSP2_AHB_CLK>; | ||
clock-names = "core", "iface"; | ||
|
||
pinctrl-names = "default"; | ||
pinctrl-0 = <&spi8_default>; | ||
|
||
device@0 { | ||
compatible = "arm,pl022-dummy"; | ||
#address-cells = <1>; | ||
#size-cells = <1>; | ||
reg = <0>; /* Chip select 0 */ | ||
spi-max-frequency = <19200000>; | ||
spi-cpol; | ||
}; | ||
|
||
device@1 { | ||
compatible = "arm,pl022-dummy"; | ||
#address-cells = <1>; | ||
#size-cells = <1>; | ||
reg = <1>; /* Chip select 1 */ | ||
spi-max-frequency = <9600000>; | ||
spi-cpha; | ||
}; | ||
|
||
device@2 { | ||
compatible = "arm,pl022-dummy"; | ||
#address-cells = <1>; | ||
#size-cells = <1>; | ||
reg = <2>; /* Chip select 2 */ | ||
spi-max-frequency = <19200000>; | ||
spi-cpol; | ||
spi-cpha; | ||
}; | ||
|
||
device@3 { | ||
compatible = "arm,pl022-dummy"; | ||
#address-cells = <1>; | ||
#size-cells = <1>; | ||
reg = <3>; /* Chip select 3 */ | ||
spi-max-frequency = <19200000>; | ||
spi-cpol; | ||
spi-cpha; | ||
spi-cs-high; | ||
}; | ||
}; |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,61 @@ | ||
Device tree configuration for Renesas RSPI/QSPI driver | ||
|
||
Required properties: | ||
- compatible : For Renesas Serial Peripheral Interface on legacy SH: | ||
"renesas,rspi-<soctype>", "renesas,rspi" as fallback. | ||
For Renesas Serial Peripheral Interface on RZ/A1H: | ||
"renesas,rspi-<soctype>", "renesas,rspi-rz" as fallback. | ||
For Quad Serial Peripheral Interface on R-Car Gen2: | ||
"renesas,qspi-<soctype>", "renesas,qspi" as fallback. | ||
Examples with soctypes are: | ||
- "renesas,rspi-sh7757" (SH) | ||
- "renesas,rspi-r7s72100" (RZ/A1H) | ||
- "renesas,qspi-r8a7790" (R-Car H2) | ||
- "renesas,qspi-r8a7791" (R-Car M2) | ||
- reg : Address start and address range size of the device | ||
- interrupts : A list of interrupt-specifiers, one for each entry in | ||
interrupt-names. | ||
If interrupt-names is not present, an interrupt specifier | ||
for a single muxed interrupt. | ||
- interrupt-names : A list of interrupt names. Should contain (if present): | ||
- "error" for SPEI, | ||
- "rx" for SPRI, | ||
- "tx" to SPTI, | ||
- "mux" for a single muxed interrupt. | ||
- interrupt-parent : The phandle for the interrupt controller that | ||
services interrupts for this device. | ||
- num-cs : Number of chip selects. Some RSPI cores have more than 1. | ||
- #address-cells : Must be <1> | ||
- #size-cells : Must be <0> | ||
|
||
Optional properties: | ||
- clocks : Must contain a reference to the functional clock. | ||
|
||
Pinctrl properties might be needed, too. See | ||
Documentation/devicetree/bindings/pinctrl/renesas,*. | ||
|
||
Examples: | ||
|
||
spi0: spi@e800c800 { | ||
compatible = "renesas,rspi-r7s72100", "renesas,rspi-rz"; | ||
reg = <0xe800c800 0x24>; | ||
interrupts = <0 238 IRQ_TYPE_LEVEL_HIGH>, | ||
<0 239 IRQ_TYPE_LEVEL_HIGH>, | ||
<0 240 IRQ_TYPE_LEVEL_HIGH>; | ||
interrupt-names = "error", "rx", "tx"; | ||
interrupt-parent = <&gic>; | ||
num-cs = <1>; | ||
#address-cells = <1>; | ||
#size-cells = <0>; | ||
}; | ||
|
||
spi: spi@e6b10000 { | ||
compatible = "renesas,qspi-r8a7791", "renesas,qspi"; | ||
reg = <0 0xe6b10000 0 0x2c>; | ||
interrupt-parent = <&gic>; | ||
interrupts = <0 184 IRQ_TYPE_LEVEL_HIGH>; | ||
clocks = <&mstp9_clks R8A7791_CLK_QSPI_MOD>; | ||
num-cs = <1>; | ||
#address-cells = <1>; | ||
#size-cells = <0>; | ||
}; |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Oops, something went wrong.