-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
dt-bindings: phy: Convert UniPhier PCIe-PHY controller to json-schema
Convert the UniPhier PCIe-PHY controller to DT schema format. Signed-off-by: Kunihiko Hayashi <hayashi.kunihiko@socionext.com> Signed-off-by: Rob Herring <robh@kernel.org>
- Loading branch information
Kunihiko Hayashi
authored and
Rob Herring
committed
May 12, 2020
1 parent
8f18632
commit b36a247
Showing
2 changed files
with
77 additions
and
36 deletions.
There are no files selected for viewing
77 changes: 77 additions & 0 deletions
77
Documentation/devicetree/bindings/phy/socionext,uniphier-pcie-phy.yaml
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,77 @@ | ||
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) | ||
%YAML 1.2 | ||
--- | ||
$id: http://devicetree.org/schemas/phy/socionext,uniphier-pcie-phy.yaml# | ||
$schema: http://devicetree.org/meta-schemas/core.yaml# | ||
|
||
title: Socionext UniPhier PCIe PHY | ||
|
||
description: | | ||
This describes the devicetree bindings for PHY interface built into | ||
PCIe controller implemented on Socionext UniPhier SoCs. | ||
maintainers: | ||
- Kunihiko Hayashi <hayashi.kunihiko@socionext.com> | ||
|
||
properties: | ||
compatible: | ||
enum: | ||
- socionext,uniphier-pro5-pcie-phy | ||
- socionext,uniphier-ld20-pcie-phy | ||
- socionext,uniphier-pxs3-pcie-phy | ||
|
||
reg: | ||
description: PHY register region (offset and length) | ||
|
||
"#phy-cells": | ||
const: 0 | ||
|
||
clocks: | ||
minItems: 1 | ||
maxItems: 2 | ||
|
||
clock-names: | ||
oneOf: | ||
- items: # for Pro5 | ||
- const: gio | ||
- const: link | ||
- const: link # for others | ||
|
||
resets: | ||
minItems: 1 | ||
maxItems: 2 | ||
|
||
reset-names: | ||
oneOf: | ||
- items: # for Pro5 | ||
- const: gio | ||
- const: link | ||
- const: link # for others | ||
|
||
socionext,syscon: | ||
$ref: /schemas/types.yaml#/definitions/phandle | ||
description: A phandle to system control to set configurations for phy | ||
|
||
required: | ||
- compatible | ||
- reg | ||
- "#phy-cells" | ||
- clocks | ||
- clock-names | ||
- resets | ||
- reset-names | ||
|
||
additionalProperties: false | ||
|
||
examples: | ||
- | | ||
pcie_phy: phy@66038000 { | ||
compatible = "socionext,uniphier-ld20-pcie-phy"; | ||
reg = <0x66038000 0x4000>; | ||
#phy-cells = <0>; | ||
clock-names = "link"; | ||
clocks = <&sys_clk 24>; | ||
reset-names = "link"; | ||
resets = <&sys_rst 24>; | ||
socionext,syscon = <&soc_glue>; | ||
}; |
36 changes: 0 additions & 36 deletions
36
Documentation/devicetree/bindings/phy/uniphier-pcie-phy.txt
This file was deleted.
Oops, something went wrong.