Skip to content

Commit

Permalink
Fix cfa offset for saved registers in PPC sqrt implementations.
Browse files Browse the repository at this point in the history
  • Loading branch information
Andreas Schwab authored and Ulrich Drepper committed Jun 24, 2009
1 parent 7a7c2c2 commit 3f241d7
Show file tree
Hide file tree
Showing 5 changed files with 16 additions and 8 deletions.
8 changes: 8 additions & 0 deletions ChangeLog
View file
Original file line number Diff line number Diff line change
@@ -1,3 +1,11 @@
2009-06-24 Andreas Schwab <aschwab@redhat.com>

* sysdeps/powerpc/powerpc32/power4/fpu/w_sqrtf.S: Fix cfa offset
for saved registers.
* sysdeps/powerpc/powerpc32/power4/fpu/w_sqrt.S: Likewise.
* sysdeps/powerpc/powerpc32/power5/fpu/w_sqrtf.S: Likewise.
* sysdeps/powerpc/powerpc32/power5/fpu/w_sqrt.S: Likewise.

2009-06-23 Andreas Schwab <aschwab@redhat.com>

* time/tzfile.c (__tzfile_read): Don't use an empty TZ string.
Expand Down
4 changes: 2 additions & 2 deletions sysdeps/powerpc/powerpc32/power4/fpu/w_sqrt.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -60,8 +60,8 @@ EALIGN (__sqrt, 5, 0)
fmr fp12,fp2
stw r0,20(r1)
stw r30,8(r1)
cfi_offset(lr,20)
cfi_offset(r30,8)
cfi_offset(lr,20-16)
cfi_offset(r30,8-16)
#ifdef SHARED
# ifdef HAVE_ASM_PPC_REL16
bcl 20,31,.LCF1
Expand Down
4 changes: 2 additions & 2 deletions sysdeps/powerpc/powerpc32/power4/fpu/w_sqrtf.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -60,8 +60,8 @@ EALIGN (__sqrtf, 5, 0)
fmr fp12,fp2
stw r0,20(r1)
stw r30,8(r1)
cfi_offset(lr,20)
cfi_offset(r30,8)
cfi_offset(lr,20-16)
cfi_offset(r30,8-16)
#ifdef SHARED
# ifdef HAVE_ASM_PPC_REL16
bcl 20,31,.LCF1
Expand Down
4 changes: 2 additions & 2 deletions sysdeps/powerpc/powerpc32/power5/fpu/w_sqrt.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -60,8 +60,8 @@ EALIGN (__sqrt, 5, 0)
fmr fp12,fp2
stw r0,20(r1)
stw r30,8(r1)
cfi_offset(lr,20)
cfi_offset(r30,8)
cfi_offset(lr,20-16)
cfi_offset(r30,8-16)
#ifdef SHARED
# ifdef HAVE_ASM_PPC_REL16
bcl 20,31,.LCF1
Expand Down
4 changes: 2 additions & 2 deletions sysdeps/powerpc/powerpc32/power5/fpu/w_sqrtf.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -60,8 +60,8 @@ EALIGN (__sqrtf, 5, 0)
fmr fp12,fp2
stw r0,20(r1)
stw r30,8(r1)
cfi_offset(lr,20)
cfi_offset(r30,8)
cfi_offset(lr,20-16)
cfi_offset(r30,8-16)
#ifdef SHARED
# ifdef HAVE_ASM_PPC_REL16
bcl 20,31,.LCF1
Expand Down

0 comments on commit 3f241d7

Please sign in to comment.